DSP Architecture And Design Engineer

A variety of high performance, low power Hexagon cores are at the heart of Qualcomm's multi-tier mobile SOC, IoT, Automotive roadmap. The Hexagon architecture is designed to deliver performance with low power and area over a variety of applications like Audio, Modem, Machine learning, IoT and Automotive.

This position involves in-depth understanding of the ASIC design flow from RTL to GDS2 and the challenges posed by advanced technologies. The successful candidate will possess detailed understanding of RTL design, synthesis, static timing analysis, formal verification, PLDRC, clock domain crossing, and low power techniques. Knowledge and experience of microprocessor design and development is a definite advantage.

The job responsibilities include:

• Work with architecture team to define micro-architecture for various blocks of Hexagon DSP core and sub-system
• Develop RTL for multiple logic blocks of Hexagon DSP core and sub-system for SoC integration
• Run various frontend tools to check for linting, clock domain crossing, etc
• Work with physical design team on design constrain and timing closure
• Work with low power team on power optimization
• Work with verification team to collaborate on test plan, coverage plan, and coverage closure

Qualifications:

• Bachelor's degree in Electrical Engineering, Computer Science, Computer Engineering, or related field and 2+ years of Electrical Engineering or related work experience.
• OR
• Master's degree in Electrical Engineering, Computer Engineering, or related field and 1+ year of Electrical Engineering, or related work experience.
• OR
• PhD in Electrical Engineering, Computer Engineering, or related field

Preferred Qualifications:

• Master's or Doctor's degree in Computer Engineering/Electrical Engineering
• 3-15 years of practical experience with details of RTL development including:
• functional and structural RTL design, design partitioning,
• simulation and regression, collaboration with design verification team.

Experience with the following disciplines is highly desirable:

• Cache, memory coherency, memory consistency and bus protocol
• Multi-core microprocessor architecture
• low power design

Keywords

RTL, processor, Verilog, System Verilog, logic design, digital design, processor integration, bus interface, cache.

Minimum Qualifications:

Bachelor's degree in Electrical Engineering, Computer Science, Computer Engineering, or related field and 6+ years of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. OR Master's degree in Electrical Engineering, Computer Science, Computer Engineering, or related field and 5+ years of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. OR PhD in Electrical Engineering, Computer Science, Computer Engineering, or related field and 4+ years of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. 2+ years of experience with high-performance microprocessor design.

Pay range and Other Compensation & Benefits :

$180,400.00 - $270,600.00