Experience with HBM or other novel stacked memory architectures.
Experience in one or more scripting languages (e.g., Python, Perl) and hardware description language (e.g., Verilog).
Strong knowledge of semiconductor device physics.
A Masters or PhD in Computer Science, Computer Engineering, Electrical Engineering, or equivalent experience.
8+ years of proven experience delivering DRAM-based memory designs.
