Master's degree in Electrical or Communications Engineering or a related field
Practical experience developing STA constraints for DFT modes and working directly with PD teams to close timing
Experience with RTL coding and design verification (DV) flows
Experience with gate-level simulation setup and debug with SDF
Strong programming and scripting skills in Perl, Python or Tcl
Practical experience with silicon debug and yield optimization