Jobs2Careers logoHome

Analog Design Engineer

San Jose,CA

1513 Analog Design Engineer jobs in San Jose,CA

New, Posted 1 day ago
Recommended
Apply Directly
Electrical Engineer - Integrated Analog/Digital Design Level 3 /4

Northrop Grumman

Sunnyvale, CA 94087

~ 19 min OnsiteHealth InsurancePaid Time Off

  • Bachelor's Degree in Electrical Engineering or a related field with 5 years of related experience; or a Master's Degree in Electrical Engineering or a related field with 3 years of related experience
  • Bachelor's Degree in Electrical Engineering or a related field with 8 years of related experience; or a Master's Degree in Electrical Engineering or a related field with 6 years of related experience
  • Mastery of analog (Op-amps, regulators, RF) and digital (logic, microprocessors, FPGAs) circuits using tools like pSpice, LTspice, and MATLAB.
  • Expertise in hardware interfaces and encoding schemes including UART, I2C, CANBUS, and high-speed Ethernet (10/100/1000BASE-T).
  • Proficiency in EMI/EMC troubleshooting (MIL-STD/FCC), complex PCB layout (signal/power integrity), and firmware development in C, C++, or Python.
  • Lifecycle & Support: Ability to manage the full product cycle, from vendor selection and quality control to resolving high-level technical field issues for customers.
  • Experience with data acquisition systems, cable design and manufacturing, troubleshooting experience with electromechanical control systems and circuits.
  • Experience with standard electrical lab equipment - Oscilloscope, DMM, IR tester (or similar)
  • US Citizenship required.
  • Ability to obtain and maintain a Secret Clearance
  • TRAVEL: Yes, 10% of the Time
SmartExplore AI is experimental.
View now
Recommended
Apply Directly
Staff Analog Circuit Designer

Broadcom

San Jose, CA 95123

OnsiteHealth InsurancePaid Time OffRetirement Benefit

  • Bachelor Degree plus 8+ years of related industry experience OR Master Degree plus 6+ years of related industry experience
  • Bachelor Degree + 8+ years of related industry experience OR Master Degree + 6+ years of related industry experience
SmartExplore AI is experimental.
View now
Recommended
Apply Directly
ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team - Annapurna Labs

Annapurna Labs (U.S.)

Cupertino, CA 95014

~ 17 min OnsiteUrgently HiringHealth InsurancePaid Time OffRetirement Benefit

  • Bachelor's degree in Electrical Engineering or a related field
  • Experience identifying bugs in architecture, algorithms, functionality, and performance with strong overall debugging skills
  • Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing
SmartExplore AI is experimental.
View now
Apply Directly
Manufacturing Engineer

Keysight Technologies

Santa Clara, CA 95051

~ 14 min OnsiteEducation AssistanceHealth InsurancePaid Time OffRetirement Benefit

  • Bachelor's or Master's degree in Mechanical Engineering, Physics, Optical Sciences, or a closely related technical discipline.
  • 4-7 years of experience working in technical manufacturing environment.
  • Strong communicator who collaborates effectively across functions and supports technical discussions with data and analysis.
  • Demonstrated ability to think critically and work independently to develop ideas and translate new concepts into practical, results-driven solutions.
SmartExplore AI is experimental.
View now
Apply Directly
Sr Principal TIA Designer

Nokia

Sunnyvale, CA 94089

~ 19 min Onsite

  • Lead the architecture, design, simulation, verification, and silicon bring-up of ultra-high-speed Transimpedance Amplifiers (TIAs) for coherent optical and PAM4 data center applications
  • Translate system and chip-level requirements into robust analog circuit architectures and detailed transistor-level designs
  • Design and optimize low-noise, high-linearity broadband analog circuits for optical receiver front ends
  • Develop and validate supporting analog functions, including AGC loops, CTLEs, voltage regulators, bandgaps, and data converter interfaces
  • Drive package and system-level integration, ensuring optimal signal integrity and performance
  • Perform silicon characterization, debug, and correlation of measurement results against simulation models
  • Collaborate closely with layout, system, DSP, packaging, and product engineering teams throughout the development cycle
  • Lead technical reviews, contribute to design methodology improvements, and ensure successful first-pass silicon execution
  • Mentor and guide junior analog designers, fostering technical excellence within the team
  • Create and maintain high-quality technical documentation, design reports, and specifications
  • Extensive experience designing high-speed TIAs for coherent optical communication systems and/or PAM4 data center transceivers
  • Strong expertise in analog and mixed-signal IC design using SiGe BiCMOS and CMOS technologies
  • Deep understanding of transistor-level circuit design, device physics, noise analysis, and feedback/control loop stability
  • Proven experience in one or more of the following areas: Optical receiver front-end design, AGC loop implementation, CTLE design, High-precision analog circuits (bandgaps, regulators, ADC/DAC interfaces), Package and system-level integration
  • Proficiency with industry-standard EDA tools, custom analog layout techniques, and electromagnetic (EM) simulation tools
  • Demonstrated success delivering silicon from concept through production
  • Hands-on experience with lab measurement, debugging, and performance validation of high-speed ICs
  • Strong leadership, problem-solving, communication, and collaboration skills
  • Ability to work effectively in a fast-paced, multidisciplinary global engineering environment
SmartExplore AI is experimental.
View now
Recommended
Apply Directly
Design For Test Engineer IV (IC)

Arrow Electronics

San Jose, CA 95110

OnsiteEducation AssistanceHealth InsurancePaid Time OffRetirement Benefit

  • 5 – 7 Years of experience in DFT
  • Scan-Insertion, ATPG, GLS, Pattern Simulations (with and w/o timing)
  • MBIST Insertion and Verification
  • Experience in IEEE 1149.1 JTAG Insertion and verification
  • Scripting languages like Perl, Shell, TCL
  • Worked on multi-million gate count SoCs in the area of Networking, Consumer, and various IPs like PLL, Serdes
  • Tools: Mentor Tessent
  • B. Tech, M.Tech in Microelectronics/Electronics
  • Low power DFT
SmartExplore AI is experimental.
View now
Recommended
Apply Directly
Micro-architect/Logic Designer, Coherent Interconnect

Samsung Electronics Co.

San Jose, CA 95123

OnsiteEducation AssistanceHealth InsurancePaid Time OffRetirement Benefit

  • 6+ years of experience with a Bachelor's degree in Computer Science/Computer Engineering/relevant technical field, or 4+ years of experience with a Master's degree, or 2+ years of experience with a PhD
  • Strong background owning and driving the RTL design of various sub-blocks of the coherent interconnect or memory controller or LLC for the high performance digital designs
  • Demonstrated successful architectural through RTL design experience on high performance digital designs
  • Verilog expertise is required as is a deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.
  • Knowledge of system caches and directory snoop filter protocols.
  • Familiarity with different on-chip network topologies: mesh, ring, crossbar.
  • Experience in leading and mentoring a team of engineers.
  • Knowledge of in Arm AMBA5 CHI, AMBA4 ACE or AXI coherent interconnect and bus protocols
  • Knowledge of memory subsystem design including coherent cache design.
  • Strong communication and interpersonal skills are required along with the ability to work in a dynamic, global team.
SmartExplore AI is experimental.
View now
Apply Directly
STAFF MANUFACTURING ENGINEER

TE Connectivity

Milpitas, CA 95035

~ 17 min Onsite

  • BS/MS in Mechanical, Electrical, Chemical, Manufacturing, or Materials Engineering (or closely related engineering field)
  • Hands-on experience with semiconductor/MEMS wafer processing in a cleanroom environment
  • Demonstrated data driven decision making
  • Proficiency with engineering tools such as metrology equipment, wafer probing systems, SPC/DOE software (Minitab/JMP)
  • Experience with process control, formal process release, and engineering documentation (PFMEA, control plans, specifications)
  • Strong analytical and statistical skills with demonstrated use of ANOVA, SPC, DOE, or advanced data analysis methods in production environment
SmartExplore AI is experimental.
View now
Apply Directly
New Product Manufacturing Engineer

CACI International Inc

Los Gatos, CA 95032

~ 18 min Onsite

  • BA/BS degree in a technical discipline from an accredited college or university.
  • Minimum of five (5) years of experience as a manufacturing engineer or in a related role.
  • Must be a US person.
SmartExplore AI is experimental.
View now
Recommended
Apply Directly
Image Sensor and Camera Electronics Scientist

Disability Solutions

Milpitas, CA 95035

$186,200-$316,500/yr
Profile builder
Answer questions related to your search and surface your matches.
Browse Jobs
  • Jobs in Top Cities
  • Jobs by State
  • Jobs by Title
  • Jobs by Category
Tools
  • Free Resume Builder
  • Jobs2Careers+ Extension
Company
  • Post a Job
  • About
  • Advice
  • Contact
Jobs2Careers Powered by Talroo© 2026 Jobs2Careers
Logos provided by Logo.dev
© 2026 Jobs2Careers
Privacy PolicyTerms of UseYour Privacy ChoicesCalifornia Consumer Privacy Act (CCPA) Opt-Out Icon
Jobs2Careers Powered by Talroo