Commute Time
Date Posted
Title
Job Type
Benefits
Pay
1661 Vlsi Design Engineer jobs in Mountain View,CA
Apply Directly
Border Patrol Agent (Entry Level) – Up to $60,000 Hiring Bonus
United States Customs and Border Protection
Saratoga, CA 95070
$49,739-$89,518/yr
$60,000 bonus
Bilingual Preferred
New, Posted 1 day ago
Apply Directly
Visual Designer (Motion, Demos)
TEKsystems c/o Allegis Group
Menlo Park, CA 94025
$85-$95/hr
Apply Directly
Mechanical Design Engineer II, ADAS
Rivian
Palo Alto, CA 94306
Apply Directly
Design Engineer III
ApTask Global Workforce
Sunnyvale, CA 94087
$86.09/hr
New, Posted 1 day ago
Apply Directly
TIA Designer - Sr Principal
Nokia
Sunnyvale, CA 94087
~ 11 min OnsiteEducation AssistanceHealth InsurancePaid Time OffRetirement Benefit
- 7-10 years extensive relevant experience and/or a graduate / postgraduate equivalent degree
Apply Directly
QA Engineer, AI
Applied Business Software
San Mateo, CA 94403
New, Posted 1 day ago
Apply Directly
QA Analyst
Apexon
Santa Clara, CA 95053
Apply Directly
Staff Engineer (BSP, SDK, Linux Kernal)
Celestica International LP
San Jose, CA 95123
New, Posted 1 day ago
Apply Directly
High Speed SerDes DSP RTL Designer
Broadcom
San Jose, CA 95112
~ 22 min OnsiteHealth InsurancePaid Time OffRetirement Benefit
- MS or PhD in Electrical Engineering or Computer Engineering with 6+ years of experience in high speed ADC based SerDes RTL design.
- Proficient with Verilog-HDL/System Verilog coding for PAM4 DSP based SerDes including equalization, adaptation and high-speed ADC calibration.
- Proficient with front end tools such as NCVerilog, NCSIM, Simvision, Lint.
- Exposure to Design for test, understanding of scan concept and writing DFT friendly RTL.
- Deep understanding of high-speed serial interconnect architectures such as 100G/200G per lane PAM4 and design trade-offs to drive attainment on metrics such as performance, power, and cost over the project lifetime.
- Experience in synthesis, CDC, static timing analysis.
- Exposure to SDF annotated simulations with good understanding of parasitic delays.
- Experience in design management with detailed knowledge of development methodologies, design flows including EDA integration, foundry PDK and associated collaterals.
- Strong analytical thinking and problem-solving skills with excellent attention to details.
- Must be organized, self-motivated and able to work effectively across internal and end customers teams.
- Must have excellent knowledge/experience with TSMC 7nm-2nm, i.e. understanding of power consumptions, area, estimated design and layout efforts for digital and analog blocks, technology limitations.
Apply Directly
Sr. RF Front-End Module Design Engineer (RFIC Engineering)
Spacex
Sunnyvale, CA 94087
What companies are hiring Vlsi Design Engineer jobs in Mountain View,CA?
- United States Customs and Border Protection
- TEKsystems c/o Allegis Group
- Rivian
- ApTask Global Workforce
- Nokia
- Applied Business Software
- Apexon
- Celestica International LP
- Broadcom
- Spacex
- United States Customs and Border Protection
- TEKsystems c/o Allegis Group
- Rivian
- ApTask Global Workforce
- Nokia
- Applied Business Software
- Apexon
- Celestica International LP
- Broadcom
- Spacex
What is the hourly salary range for Vlsi Design Engineer jobs in Mountain View,CA?
The hourly salary range is $85 - $95.
The hourly salary range is $85 - $95.
